#### Remember: What you got some time ago ...





#### What we told you: Be careful and please do not ...





# Return the boards at the embedded systems exam!

## **Embedded Systems**

#### **10. Architecture Synthesis**

© Lothar Thiele

Computer Engineering and Networks Laboratory



#### **Lecture Overview**



K Hardware-Software **General-purpose processors** 

Performance Power Efficiency **Application-specific instruction set processors (ASIPs)** 

Microcontroller

DSPs (digital signal processors)

**Programmable hardware** 

FPGA (field-programmable gate arrays)

Application-specific integrated circuits (ASICs)

Flexibility

#### **Architecture Synthesis**

Determine a hardware architecture that efficiently executes a given algorithm.

- Major tasks of architecture synthesis:
  - allocation (determine the necessary hardware resources)
  - scheduling (determine the timing of individual operations)
  - binding (determine relation between individual operations of the algorithm and hardware resources)
- Classification of synthesis algorithms:
  - heuristics or exact methods
- Synthesis methods can often be applied independently of granularity of algorithms, e.g. whether operation is a whole complex task or a single operation.

#### **Specification Models**

### Specification

- Formal specification of the desired functionality and the structure (architecture) of an embedded systems is a necessary step for using computer aided design methods.
- There exist many different formalisms and models of computation, see also the models used for real-time software and general specification models for the whole system.
- Now, we will introduce some relevant models for architecture level (hardware) synthesis.

#### Task Graph or Dependence Graph (DG)



Nodes are assumed to be a "program" described in some programming language, e.g. C or Java; or just a single operation.

A **dependence graph** is a directed graph G=(V,E) in which  $E \subseteq V \times V$  is a partial order.

If  $(v1, v2) \in E$ , then v1 is called an **immediate predecessor** of v2 and v2 is called an **immediate successor** of v1.

Suppose  $E^*$  is the transitive closure of E. If  $(v1, v2) \in E^*$ , then v1 is called a **predecessor** of v2 and v2 is called a **successor** of v1.

#### **Dependence Graph**

- A dependence graph describes order relations for the execution of single operations or tasks. Nodes correspond to tasks or operations, edges correspond to relations ("executed after").
- Usually, a dependence graph describes a *partial order between operations* and therefore, leaves freedom for scheduling (parallel or sequential). It represents parallelism in a program but no branches in control flow.
- A dependence graph is acyclic.
- Often, there are additional quantities associated to edges or nodes such as
  - execution times, deadlines, arrival times
  - communication demand

#### **Dependence Graph and Single Assignment Form**



#### **Example of a Dependence Graph**



#### Marked Graph (MG)

- A marked graph G = (V, A, del) consists of
  - nodes (actors)  $v \in V$
  - edges  $a = (v_i, v_j) \in A, A \subseteq V \times V$
  - number of initial tokens (or marking) on edges  $del: A \rightarrow \mathbb{Z}^{\geq 0}$
- The *marking* is often represented in form of a vector:  $del = \begin{pmatrix} \cdots \\ del_i \\ \cdots \end{pmatrix}$





### Marked Graph

- The *token* on the edges correspond to data that are stored in FIFO queues.
- A node (actor) is called activated if on every input edge there is at least one token.
- A node (actor) can *fire* if it is activated.
- The *firing of a node* v<sub>i</sub> (actor operates on the first tokens in the input queues) removes from each input edge a token and adds a token to each output edge. The output token correspond to the processed data.
- Marked graphs are mainly used for modeling regular computations, for example signal flow graphs.

### Marked Graph

Example (model of a digital filter with infinite impulse response IIR)

• Filter equation:



- There are different possibilities to implement marked graphs in hardware or software directly. Only the most simple possibilities are shown here.
- *Hardware implementation* as a synchronous digital circuit:
  - Actors are implemented as combinatorial circuits.
  - Edges correspond to synchronously clocked shift registers (FIFOs).



- Hardware implementation as a self-timed asynchronous circuit:
  - Actors and FIFO registers are implemented as independent units.
  - The coordination and synchronization of firings is implemented using a handshake protocol.
  - Delay insensitive direct implementation of the semantics of marked graphs.



- *Software implementation* with static scheduling:
  - At first, a feasible sequence of actor firings is determined which ends in the starting state (initial distribution of tokens).
  - This sequence is implemented directly in software.
  - Example digital filter:

feasible sequence: program:



(1, 2, 3, 9, 4, 8, 5, 6, 7) while(true) { t1 = read(u);t2 = a\*t1;t3 = t2 + d + t9;t9 = t8;t4 = t3 + c \* t9;t8 = t6;t5 = t4 + b \* t8;t6 = t5;write(y, t6);}

- Software implementation with dynamic scheduling:
  - Scheduling is done using a (real-time) operating system.
  - Actors correspond to threads (or tasks).
  - After firing (finishing the execution of the corresponding thread) the thread is removed from the set of ready threads and put into wait state.
  - It is put into the ready state if all necessary input data are present.
  - This mode of execution directly corresponds to the semantics of marked graphs. It can be compared with the self-timed hardware implementation.

#### **Models for Architecture Synthesis**

- A sequence graph G<sub>S</sub> = (V<sub>S</sub>, E<sub>S</sub>) is a dependence graph with a single start node (no incoming edges) and a single end node (no outgoing edges).
   V<sub>s</sub> denotes the operations of the algorithm and E<sub>s</sub> denotes the dependence relations.
- A resource graph  $G_R = (V_R, E_R)$ ,  $V_R = V_S \cup V_T$  models resources and bindings.  $V_T$  denote the resource types of the architecture and  $G_R$  is a bipartite graph. An edge  $(v_s, v_t) \in E_R$  represents the availability of a resource type  $v_t$  for an operation  $v_s$ .
- Cost function  $c: V_T \to \mathbf{Z}$
- Execution times  $w : E_R \to \mathbb{Z}^{\geq 0}$  are assigned to each edge  $(v_s, v_t) \in E_R$ and denote the execution time of operation  $v_s \in V_S$  on resource type  $v_t \in V_T$ .

#### Example sequence graph:

Algorithm (differential equation):

```
int diffeq(int x, int y, int u, int dx, int a) {
  int x1, u1, y1;
  while (x < a) {
    x1 = x + dx;
    u1 = u - (3 * x * u * dx) - (3 * y * dx);
    y1 = y + u * dx;
    \mathbf{x} = \mathbf{x}\mathbf{1};
    u = u1;
    y = y1;
  return y;
}
```



 Corresponding resource graph with one instance of a multiplier (cost 8) and one instance of an ALU (cost 3):





An allocation is a function  $\alpha : V_T \to \mathbb{Z}^{\geq 0}$  that assigns to each resource type  $v_t \in V_T$  the number  $\alpha(v_t)$  of available instances.

A binding is defined by functions  $\beta : V_S \to V_T$ and  $\gamma : V_S \to \mathbb{Z}^{>0}$ . Here,  $\beta(v_s) = v_t$  and  $\gamma(v_s) = r$  denote that operation  $v_s \in V_S$  is implemented on the *r*th instance of resource type  $v_t \in V_T$ .

 Corresponding resource graph with 4 instances of a multiplier (cost 8) and two instance of an ALU (cost 3):





Example binding 
$$(\alpha(r_1) = 4, \alpha(r_2) = 2)$$
:  
 $\beta(v_1) = r_1, \gamma(v_1) = 1,$   
 $\beta(v_2) = r_1, \gamma(v_2) = 2,$   
 $\beta(v_3) = r_1, \gamma(v_3) = 2,$   
 $\beta(v_4) = r_2, \gamma(v_4) = 1,$   
 $\beta(v_5) = r_2, \gamma(v_5) = 1,$   
 $\beta(v_6) = r_1, \gamma(v_6) = 3,$   
 $\beta(v_7) = r_1, \gamma(v_7) = 3,$   
 $\beta(v_8) = r_1, \gamma(v_8) = 4,$   
 $\beta(v_{10}) = r_2, \gamma(v_{10}) = 2,$   
 $\beta(v_{11}) = r_2, \gamma(v_{11}) = 2$ 

#### Scheduling

A schedule is a function  $\tau : V_S \to \mathbb{Z}^{>0}$  that determines the starting times of operations. A schedule is feasible if the conditions

$$au(v_j) - au(v_i) \ge w(v_i) \quad \forall (v_i, v_j) \in E_S$$

are satisfied.  $w(v_i) = w(v_i, \beta(v_i))$  denotes the execution time of operation  $v_i$ .

The latency L of a schedule is the time difference between start node  $v_0$  and end node  $v_n$ :  $L = \tau(v_n) - \tau(v_0)$ .



#### **Multiobjective Optimization**

#### **Multiobjective Optimization**

- Architecture Synthesis is an *optimization problem with more than one objective*:
  - Latency of the algorithm that is implemented
  - Hardware cost (memory, communication, computing units, control)
  - Power and energy consumption

- Optimization problems with several objectives are called "multiobjective optimization problems".
- Synthesis or design problems are typically multiobjective.

#### **Multiobjective Optimization**

- Let us suppose, we would like to select a typewriting device. Criteria are
  - mobility (related to weight)
  - comfort (related to keyboard size and performance)

lcon	Device	weight (kg)	comfort rating
•	PC of 2020	20.00	10
	PC of 1984	7.50	7
	Laptop	3.00	9
Ē	Typewriter	9.00	5
	Touchscreen Smartphone	0.09	3
, ,	PDA with large keyboard	0.11	2


### **Pareto-Dominance**

**Definition** : A solution  $a \in X$  weakly Pareto-dominates a solution  $b \in X$ , denoted as  $a \preceq b$ , if it is as least as good in all objectives, i.e.,  $f_i(a) \leq f_i(b)$  for all  $1 \leq i \leq n$ . Solution a is better then b, denoted as  $a \prec b$ , iff  $(a \preceq b) \land (b \not\preceq a)$ .



## **Pareto-optimal Set**

- A solution is named *Pareto-optimal*, if it is not *Pareto-dominated* by any other solution in X.
- The set of all *Pareto-optimal solutions* is denoted as the *Pareto-optimal set* and its image in objective space as the *Pareto-optimal front*.



## **Architecture Synthesis without Resource Constraints**

1

## **Synthesis Algorithms**

#### Classification

- unlimited resources:
  - no constraints in terms of the available resources are defined.
- Iimited resources:
  - constrains are given in terms of the number and type of available resources.

#### **Classes of synthesis algorithms**

- *iterative algorithms:* 
  - an initial solution to the architecture synthesis is improved step by step.
- constructive algorithms:
  - the synthesis problem is solved in one step.
- transformative algorithms:
  - the initial problem formulation is converted into a (classical) optimization problem.

## **Synthesis/Scheduling Without Resource Constraints**

The corresponding scheduling method can be used

- as a *preparatory step* for the general synthesis problem
- to determine *bounds on feasible schedules* in the general case
- if there is a *dedicated resource* for each operation.

Given is a sequence graph  $G_S(V_S, E_S)$  and a resource graph  $G_R(V_R, E_R)$ . Then the latency minimization without resource constraints with  $\alpha(v_i) \to \infty$  for all  $v_i \in V_T$  is defined as

 $L = \min\{\tau(v_n) - \tau(v_0) : \tau(v_j) - \tau(v_i) \ge w(v_i, \beta(v_i)) \; \forall (v_i, v_j) \in E_S\}$ 

## **ASAP Algorithm**

ASAP = As Soon As Possible

 $\mathsf{ASAP}(G_S(V_S, E_S), w)$  $\tau(v_0) = 1;$ REPEAT { Determine  $v_i$  whose predec. are planed;  $\tau(v_i) = \max\{\tau(v_j) + w(v_j) \ \forall (v_j, v_i) \in E_S\}$ } UNTIL ( $v_n$  is planned); RETURN  $(\tau)$ ;

## **The ASAP Algorithm - Example**

Example:  $w(v_i) = 1$ 10 (+)9 11 +NOP,<sup>n</sup>

## **ALAP Algorithm**

ALAP = As Late As Possible

 $\begin{array}{l} \mathsf{ALAP}(G_S(V_S, E_S), w, L_{max}) \\ \tau(v_n) = L_{max} + 1; \\ \mathsf{REPEAT} \\ \\ & \mathsf{Determine} \ v_i \ \text{whose succ. are planed}; \\ \tau(v_i) = \min\{\tau(v_j) \ \forall (v_i, v_j) \in E_S\} - w(v_i) \\ \\ & \mathsf{VINTIL} \ (v_0 \ \text{is planned}); \\ \\ & \mathsf{RETURN} \ (\tau); \\ \end{array} \right\}$ 

## **ALAP Algorithm - Example**

Example:



## Scheduling with Timing Constraints

There are different *classes of timing constraints:* 

• *deadline* (latest finishing times of operations), for example

 $\tau(v_2) + w(v_2) \le 5$ 

release times (earliest starting times of operations), for example

$$\tau(v_3) \ge 4$$

 relative constraints (differences between starting times of a pair of operations), for example

$$au(v_6) - au(v_7) \ge 4$$
  
 $au(v_4) - au(v_1) \le 2$ 

1

## Scheduling with Timing Constraints

We will model all timing constraints using relative constraints. Deadlines and release times are defined relative to the start node  $v_0$ .

Minimum, maximum and equality constraints can be converted into each other:

• *Minimum constraint:* 

$$\tau(v_j) \geq \tau(v_i) + l_{ij} \longrightarrow \tau(v_j) - \tau(v_i) \geq l_{ij}$$

• Maximum constraint:

$$\tau(v_j) \leq \tau(v_i) + l_{ij} \longrightarrow \tau(v_i) - \tau(v_j) \geq -l_{ij}$$

• Equality constraint:

$$au(v_j) = au(v_i) + l_{ij} \longrightarrow au(v_j) - au(v_i) \le l_{ij} \land$$
 $au(v_j) - au(v_i) \ge l_{ij}$ 

## Weighted Constraint Graph

Timing constraints can be represented in form of a *weighted constraint graph*:

A weighted constraint graph  $G_C = (V_C, E_C, d)$ related to a sequence graph  $G_S = (V_S, E_S)$ contains nodes  $V_C = V_S$  and a weighted edge for each timing constraint. An edge  $(v_i, v_j) \in$  $E_C$  with weight  $d(v_i, v_j)$  denotes the constraint  $\tau(v_j) - \tau(v_i) \ge d(v_i, v_j)$ .



## Weighted Constraint Graph

 In order to represent a feasible schedule, we have one edge corresponding to each precedence constraint with

$$d(v_i, v_j) = w(v_i)$$

where  $w(v_i)$  denotes the execution time of  $v_i$ .

- A consistent assignment of starting times τ(v<sub>i</sub>) to all operations can be done by solving a single source longest path problem.
- A possible algorithm (Bellman-Ford) has complexity O(|V<sub>c</sub>| |E<sub>c</sub>|) ("iterative ASAP"):

Iteratively set 
$$\tau(v_j) := \max\{\tau(v_j), \tau(v_i) + d(v_i, v_j) :$$
  
 $(v_i, v_j) \in E_C\}$  for all  $v_j \in V_C$  starting from  
 $\tau(v_i) = -\infty$  for  $v_i \in V_C \setminus \{v_0\}$  and  $\tau(v_0) = 1$ .

## Weighted Constraint Graph - Example

Example:

$$w(v_1) = w(v_3) = 2 \qquad w(v_2) = w(v_4) = 1$$
  

$$\tau(v_0) = \tau(v_1) = \tau(v_3) = 1, \ \tau(v_2) = 3,$$
  

$$\tau(v_4) = 5, \ \tau(v_n) = 6, \ L = \tau(v_n) - \tau(v_0) = 5$$



## **Architecture Synthesis with Resource Constraints**

1

## **Scheduling With Resource Constraints**

Given is a sequence graph  $G_S = (V_S, E_S)$ , a resource graph  $G_R = (V_R, E_R)$  and an associated allocation  $\alpha$  and binding  $\beta$ .

Then the minimal latency is defined as

dependencies are respected

there are not more than the available resources in use at any moment in time and for any resource type

$$L = \min\{\tau(v_n) : \\ (\tau(v_j) - \tau(v_i) \ge w(v_i, \beta(v_i)) \ \forall (v_i, v_j) \in E_S) \land \\ (|\{v_s : \beta(v_s) = v_t \land \tau(v_s) \le t < \tau(v_s) + w(v_s, v_t)\}| \le \alpha(v_t) \\ \forall v_t \in V_T, \forall 1 \le t \le L_{max})\}$$

where  $L_{max}$  denotes an upper bound on the latency.

# List Scheduling

*List scheduling is one of the most widely used algorithms for scheduling under resource constraints.* 

**Principles:** 

- To each operation there is a *priority* assigned which denotes the urgency of being scheduled. This *priority is static*, i.e. determined before the List Scheduling.
- The algorithm schedules one time step after the other.
- U<sub>k</sub> denotes the set of operations that (a) are mapped onto resource v<sub>k</sub> and (b) whose predecessors finished.
- $T_k$  denotes the currently running operations mapped to resource  $v_k$ .

## **List Scheduling**

LIST $(G_S(V_S, E_S), G_R(V_R, E_R), \alpha, \beta, priorities)$ t = 1;REPEAT { FORALL  $v_k \in V_T$  {  $v \in V_S$  with  $\beta(v) = v_k$ determine candidates to be scheduled  $U_k$ ; determine running operations  $T_k$ ; choose  $S_k \subseteq U_k$  with maximal priority and  $|S_k| + |T_k| < \alpha(v_k);$  $\tau(v_i) = t \ \forall v_i \in S_k; \quad \}$ t = t + 1; $\}$  UNTIL ( $v_n$  planned) RETURN  $(\tau); \}$ 

## **List Scheduling - Example**

#### Example:

```
LIST(G_S(V_S, E_S), G_R(V_R, E_R), \alpha, \beta, priorities) {

t = 1;

REPEAT {

FORALL v_k \in V_T {

determine candidates to be scheduled U_k;

determine running operations T_k;

choose S_k \subseteq U_k with maximal priority

and |S_k| + |T_k| \le \alpha(v_k);

\tau(v_i) = t \ \forall v_i \in S_k; }

t = t + 1;

} UNTIL (v_n planned)

RETURN (\tau); }
```



## **List Scheduling - Example**

#### Solution via list scheduling:

- In the example, the solution is independent of the chosen priority function.
- Because of the greedy selection principle, all resource are occupied in the first time step.
- List scheduling is a heuristic algorithm: In this example, it does not yield the minimal latency!



# **List Scheduling**

#### Solution via an optimal method:

- Latency is smaller than with list scheduling.
- An example of an optimal algorithm is the transformation into an integer linear program as described next.



## **Integer Linear Programming**

**Principle:** 



## **Integer Linear Program**

- Yields optimal solution to synthesis problems as it is based on an exact mathematical description of the problem.
- Solves scheduling, binding and allocation simultaneously.
- Standard optimization approaches (and software) are available to solve integer linear programs:
  - in addition to linear programs (linear constraints, linear objective function) some variables are forced to be integers.
  - much higher computational complexity than solving linear program
  - efficient methods are based on (a) branch and bound methods and (b) determining additional hyperplanes (cuts).

1

## **Integer Linear Program**

- Many variants exist, depending on available information, constraints and objectives, e.g. minimize latency, minimize resources, minimize memory. Just an example is given here!!
- For the following example, we use the *assumptions*:
  - The binding is determined already, i.e. every operation v<sub>i</sub> has a unique execution time w(v<sub>i</sub>).
  - We have determined the earliest and latest starting times of operations v<sub>i</sub> as l<sub>i</sub> and h<sub>i</sub>, respectively. To this end, we can use the ASAP and ALAP algorithms that have been introduced earlier. The maximal latency L<sub>max</sub> is chosen such that a feasible solution to the problem exists.

## **Integer Linear Program**

minimize:  $\tau(v_n) - \tau(v_0)$ subject to  $x_{i,t} \in \{0,1\}$   $\forall v_i \in V_S \ \forall t : l_i \leq t \leq h_i$ (1) $\sum_{i=1}^{n_i} x_{i,t} = 1 \quad \forall v_i \in V_S$ (2) $t = l_i$  $\sum_{i=1}^{h_i} t \cdot x_{i,t} = \tau(v_i) \quad \forall v_i \in V_S$ (3) $t = l_i$  $\tau(v_i) - \tau(v_i) \ge w(v_i) \quad \forall (v_i, v_j) \in E_S$ (4) $\min\{w(v_i) - 1, t - l_i\}$  $\sum \qquad \sum \qquad x_{i,t-p'} \le \alpha(v_k)$  $\forall i:(v_i,v_k) \in E_R \quad p'=\max\{0,t-h_i\}$  $\forall v_k \in V_T \ \forall t : 1 \le t \le \max\{h_i : v_i \in V_S\}$ (5)

minimize:	$ au(v_n) -  au(v_0)$	
subject to	$x_{i,t} \in \{0,1\}  \forall v_i \in V_S \ \forall t : l_i \le t \le h_i$	(1)
	$\sum_{i,t}^{h_i} x_{i,t} = 1  \forall v_i \in V_S$	(2)
	$t = l_i$	
	$\sum_{t=l_i}^{h_i} t \cdot x_{i,t} = \tau(v_i)  \forall v_i \in V_S$	(3)
	$ au(v_j) -  au(v_i) \ge w(v_i)  \forall (v_i, v_j) \in E_S$	(4)
	$\sum_{\substack{\forall i: (v_i, v_k) \in E_B}} \sum_{\substack{p' = \max\{0, t-h_i\}}}^{\min\{w(v_i) - 1, t-l_i\}} x_{i, t-p'} \leq \alpha(v_k)$	
	$\forall v_k \in V_T \ \forall t : 1 \le t \le \max\{h_i : v_i \in V_S\}$	(5)

1

minimize:	$ au(v_n) -  au(v_0)$	
subject to	$x_{i,t} \in \{0,1\}  \forall v_i \in V_S \ \forall t : l_i \le t \le h_i$	(1)
	$\sum_{i,t}^{h_i} x_{i,t} = 1  \forall v_i \in V_S$	(2)
	$t = l_i$	
	$\sum_{t=l_i}^{h_i} t \cdot x_{i,t} = \tau(v_i)  \forall v_i \in V_S$	(3)
	$ au(v_j) -  au(v_i) \ge w(v_i)  \forall (v_i, v_j) \in E_S$	(4)
	$\sum_{\substack{\forall i: (v_i, v_k) \in E_B}} \sum_{\substack{p' = \max\{0, t-h_i\}}}^{\min\{w(v_i) - 1, t-l_i\}} x_{i, t-p'} \leq \alpha(v_k)$	
	$\forall v_k \in V_T \ \forall t : 1 \le t \le \max\{h_i : v_i \in V_S\}$	(5)

1

## **Integer Linear Program**

#### **Explanations:**

- (1) declares variables x to be binary .
- (2) makes sure that exactly one variable x<sub>i,t</sub> for all t has the value 1, all others are 0.
- (3) determines the relation between variables x and starting times of operations  $\tau$ . In particular, if  $x_{i,t} = 1$  then the operation  $v_i$  starts at time t, i.e.  $\tau(v_i) = t$ .
- (4) guarantees, that all precedence constraints are satisfied.
- (5) makes sure, that the resource constraints are not violated. For all resource types  $v_k \in V_T$  and for all time instances t it is guaranteed that the number of active operations does not increase the number of available resource instances.

## **Integer Linear Program**

#### **Explanations:**

(5) The first sum selects all operations that are mapped onto resource type v<sub>k</sub>. The second sum considers all time instances where operation v<sub>i</sub> is occupying resource type v<sub>k</sub> :

$$\sum_{p'=0}^{w(v_i)-1} x_{i,t-p'} = \begin{cases} 1 & : \quad \forall t : \tau(v_i) \le t \le \tau(v_i) + w(v_i) - 1 \\ 0 & : \quad \text{sonst} \end{cases}$$



# Architecture Synthesis for Iterative Algorithms and Marked Graphs

1

## **Remember ... : Marked Graph**

9

Example (model of a digital filter with infinite impulse response IIR)

• Filter equation:

1

input u



fork

node 2: *x=0* 

## **Iterative Algorithms**

Iterative algorithms consist of a set of indexed equations that are evaluated for all values of an index variable *I*:

$$x_i[l] = \mathbf{F}_i[\dots, x_j[l - d_{ji}], \dots] \quad \forall l \ \forall i \in I$$

Here,  $x_i$  denote a set of indexed variables,  $F_i$  denote arbitrary functions and  $d_{ji}$  are constant index displacements.

 Examples of well known representations are signal flow graphs (as used in signal and image processing and automatic control), marked graphs and special forms of loops.

## **Iterative Algorithms**

Several *representations* of the same iterative algorithm:

• One indexed equation with constant index dependencies:

$$y[l] = au[l] + by[l-1] + cy[l-2] + dy[l-3] \quad \forall l$$

Equivalent set of indexed equations:

$$x_1[l] = au[l] \quad \forall l$$

$$x_2[l] = x_1[l] + dy[l-3] \quad \forall l$$

$$x_3[l] = x_2[l] + cy[l-2] \quad \forall l$$

$$y[l] = x_3[l] + by[l-1] \quad \forall l$$

## **Iterative Algorithms**

*Extended sequence graph*  $G_s = (V_s, E_s, d)$ : To each edge  $(v_i, v_j) \in E_s$  there is associated the index displacement  $d_{ij}$ . An edge  $(v_i, v_j) \in E_s$  denotes that the variable corresponding to  $v_j$  depends on variable corresponding to  $v_i$  with displacement  $d_{ij}$ .



Equivalent *marked graph:* 


• Equivalent signal flow graph:



• Equivalent loop program:

while(true) {
t1 = read(u);
t5 = a\*t1 + d\*t2 + c\*t3 + b\*t4;
t2 = t3;
t3 = t4;
t4 = t5;
write(y, t5);}

- An *iteration* is the set of all operations necessary to compute all variables x<sub>i</sub>[/] for a fixed index *l*.
- The *iteration interval P* is the time distance between two successive iterations of an iterative algorithm. 1/P denotes the *throughput* of the implementation.
- The *latency L* is the maximal time distance between the starting and the finishing times of operations belonging to one iteration.
- In a pipelined implementation (*functional pipelining*), there exist time instances where the operations of different iterations *l* are executed simultaneously.

- Implementation principles
  - A simple possibility, the edges with d<sub>ij</sub> > 0 are removed from the extended sequence graph. The resulting simple sequence graph is implemented using standard methods.

*Example* with unlimited resources:



#### Implementation principles

Using *functional pipelining*: Successive iterations overlap and a higher throughput (1/P) is obtained.

**Example** with unlimited resources (note data dependencies across iterations!)



Solving the synthesis problem using *integer linear programming*:

- Starting point is the ILP formulation given for simple sequence graphs.
- Now, we use the *extended sequence graph* (including displacements d<sub>ii</sub>).
- ASAP and ALAP scheduling for upper and lower bounds h<sub>i</sub> and l<sub>i</sub> use only edges with d<sub>ij</sub> = 0 (remove dependencies across iterations).
- We suppose, that a suitable *iteration interval P* is chosen beforehand. If it is too small, no feasible solution to the ILP exists and P needs to be increased.

#### **Integer Linear Program**

minimize:  $\tau(v_n) - \tau(v_0)$ subject to  $x_{i,t} \in \{0,1\}$   $\forall v_i \in V_S \ \forall t : l_i \leq t \leq h_i$ (1) $\sum x_{i,t} = 1 \quad \forall v_i \in V_S$ (2) $t = l_i$  $\sum t \cdot x_{i,t} = \tau(v_i) \quad \forall v_i \in V_S$ (3) $t = l_i$  $\tau(v_i) - \tau(v_i) \ge w(v_i) \quad \forall (v_i, v_j) \in E_S$ (4)  $\min\{w(v_i) - 1, t - l_i\}$  $\sum_{v_i,v_k} \sum_{e \in E_R} \sum_{p' = \max\{0,t-h_i\}} x_{i,t-p'} \le \alpha(v_k)$  $\forall i:(v_i,v_k) \in E_R \quad p'=\max\{0,t-h_i\}$  $\forall v_k \in V_T \ \forall t : 1 \le t \le \max\{h_i : v_i \in V_S\}$ (5)

Eqn.(4) is replaced by:

$$\tau(v_j) - \tau(v_i) \ge w(v_i) - d_{ij} \cdot P \quad \forall (v_i, v_j) \in E_S$$

*Proof of correctness:* 





Sketch of Proof: An operation  $v_i$  starting at  $\tau(v_i)$  uses the corresponding resource at time steps t with

$$t = \tau(v_i) + p' - p \cdot P$$
  
 
$$\forall p', p : 0 \le p' < w(v_i) \land l_i \le t - p' + p \cdot P \le h_i$$

Therefore, we obtain

$$\sum_{p'=0}^{w(v_i)-1} \sum_{\forall p: l_i \le t-p'+p \cdot P \le h_i} x_{i,t-p'+p \cdot P}$$

#### **Dynamic Voltage Scaling**

If we transform the DVS problem into an integer linear program optimization: we can *optimize the energy* in case of *dynamic voltage scaling*.

Shows how one can consider binding in an ILP.

As an *example*, let us model a set of tasks with dependency constraints.

- We suppose that a task v<sub>i</sub> ∈ V<sub>s</sub> can use one of *the execution times* w<sub>k</sub>(v<sub>i</sub>) ∀ k ∈ K and corresponding *energy* e<sub>k</sub>(v<sub>i</sub>). There are |K| different voltage levels.
- We suppose that there are *deadlines*  $d(v_i)$  for each operation  $v_i$ .
- We suppose that there are no resource constraints, i.e. all tasks can be executed in parallel.

$$\begin{array}{ll} \text{minimize:}\\ \text{subject to:} & \sum_{k \in K} \sum_{v_i \in V_S} y_{ik} \cdot e_k(v_i) \\ & y_{ik} \in \{0, 1\} \quad \forall v_i \in V_S, k \in K \quad (1) \\ & \sum_{k \in K} y_{ik} = 1 \quad \forall v_i \in V_S \quad (2) \\ & \tau(v_j) - \tau(v_i) \geq \sum_{k \in K} y_{ik} \cdot w_k(v_i) \quad \forall (v_i, v_j) \in E_S \\ & & (3) \\ & \tau(v_i) + \sum_{k \in K} y_{ik} \cdot w_k(v_i) \leq d(v_i) \quad \forall v_i \in V_S \quad (4) \end{array}$$

#### **Dynamic Voltage Scaling**

 $\begin{array}{ll} \text{minimize:} & \sum_{k \in K} \sum_{v_i \in V_S} y_{ik} \cdot e_k(v_i) \\ \text{subject to:} & y_{ik} \in \{0, 1\} \quad \forall v_i \in V_S, k \in K \quad (1) \\ & \sum_{k \in K} y_{ik} = 1 \quad \forall v_i \in V_S \quad (2) \\ & \tau(v_j) - \tau(v_i) \geq \sum_{k \in K} y_{ik} \cdot w_k(v_i) \quad \forall (v_i, v_j) \in E_S \\ & & (3) \\ & \tau(v_i) + \sum_{k \in K} y_{ik} \cdot w_k(v_i) \leq d(v_i) \quad \forall v_i \in V_S \quad (4) \end{array}$ 

### **Dynamic Voltage Scaling**

**Explanations:** 

- The objective functions just sums up all individual energies of operations.
- Eqn. (1) makes decision variables y<sub>ik</sub> binary.
- Eqn. (2) guarantees that exactly one implementation (voltage) k ∈ K is chosen for each operation v<sub>i</sub>.
- Eqn. (3) implements the precedence constraints, where the actual execution time is selected from the set of all available ones.
- Eqn. (4) guarantees deadlines.

### **Chapter 8**

- Not covered this semester.
- Not covered in exam.
- If interested: Read



#### © 2018

## Embedded System Design

Embedded Systems Foundations of Cyber-Physical Systems, and the Internet of Things

Autoren: Marwedel, Peter

» Zeige nächste Auflage

#### Remember: What you got some time ago ...





#### What we told you: Be careful and please do not ...





# Return the boards at the embedded systems exam!

1